自適應導通時間降壓電路的虛擬ESR環路設計
作者:毛敏 升特半導體(深圳)有限公司 上傳時間:2012/9/28 16:03:56
摘要:由于陶瓷電容極小的ESR的原因,自適應導通時間降壓電路在輸出全陶瓷電容的情況下,輸出電壓無法提供足夠的同電感電流相位的紋波電壓做反饋使用,只能靠虛擬ESR電路提供足夠的紋波來做反饋使用,并保證電路的正確工作。本文介紹了一種虛擬ESR電路的設計方式。
敘詞:自適應導通時間 陶瓷電容 虛擬ESR電路 Abstract: Output voltage cant provide enough ripple voltage that in phase with inductor current to stable the circuit in the all ceramic output capacitor application of adaptive on time buck circuit due to the very small ESR of ceramic capacitors . Virtual ESR circuit provides a solution to this application that can generate enough in phase ripple to stable the AOT buck circuit . This article provides a virtual ESR circuit design method .Keywords: Adaptive on time, Ceramic capacitors , Virtual ESR circuit .
敘詞:自適應導通時間 陶瓷電容 虛擬ESR電路 Abstract: Output voltage cant provide enough ripple voltage that in phase with inductor current to stable the circuit in the all ceramic output capacitor application of adaptive on time buck circuit due to the very small ESR of ceramic capacitors . Virtual ESR circuit provides a solution to this application that can generate enough in phase ripple to stable the AOT buck circuit . This article provides a virtual ESR circuit design method .Keywords: Adaptive on time, Ceramic capacitors , Virtual ESR circuit .
說明:本站會員正確輸入用戶名和密碼進行登錄系統后才能查看文章詳細內容和參與評論。
--本文摘自《電源世界》,已被閱讀129422次
免責聲明:本文僅代表作者個人觀點,與電源在線網無關。其原創性以及文中陳述文字和內容未經本站證實,對本文以及其中全部或者部分內容、文字的真實性、完整性、及時性本站不作任何保證或承諾,請讀者僅作參考,并請自行核實相關內容。